Overview of 25G & 50G Ethernet Specification, Draft 1.4

The 25G & 50G Ethernet specification extends the IEEE 802.3 standard to include operation at 25 Gb/s and 50 Gb/s over copper cables and backplanes. The capability to interconnect devices at these rates is important in next-generation data center networks that need to increase server network throughput beyond 10 Gb/s and 20 Gb/s without using more interconnect lanes. By leveraging switch and NIC functions, SerDes and cabling solutions for 100GBASE-CR4/KR4, operation at 25 Gb/s and 50 Gb/s can be enabled using per-lane breakout capabilities common in 40GBASE-R networks.

The following features are defined by the Draft 1.4 of the specification:

- PCS/PMA Operation at 25 Gb/s over a single lane.
- PCS/PMA Operation at 50 Gb/s over two lanes.
- Optional supported forward error correction (FEC) modes.
- Optional auto-negotiation using an OUI next page.
- Optional link training.
- Electrical specifications and loss budgets for twinax copper cable and backplane channels, with and without FEC.

The specification does not define connectors or specific cable assembly specifications used for 25G and 50G Ethernet interconnect. The spec does not address, nor preclude, the use of optical interconnect – whether active optical cable (AOC) or fiber – in support of 25G or 50G links.

The 25G & 50G Ethernet specification is based on, and refers to, the IEEE Std. 802.3™-2012 and IEEE Std. 802.3bj™-2014 standards including Clause numbers. Mapping of sublayer operations at 25 Gb/s and 50 Gb/s and required modifications are discussed further in the specification.

Below are the Table of Contents, Tables, and Figures that comprise the Draft 1.4 specification:

**Table of Contents**

1. Overview
2. Standards Reference
3. 25G-50G Specification
   3.1 Architectural Overview
      3.1.1 Blade server topologies
      3.1.2 ToR switch topologies
      3.1.3 Leveraging Existing Standards
   3.2 Detailed Specification
      3.2.1 Physical Coding Sublayer (PCS)
      3.2.2 Base-R FEC (Clause 74) Sublayer
      3.2.3 RS-FEC (Clause 91) Sublayer
      3.2.4 PMA Sublayer
      3.2.5 Auto-negotiation
   3.3 Electrical Specification
3.4 Channel Specifications
   3.4.1 Copper cable channels
   3.4.2 Backplane channels
   3.4.3 Twin-axial cable channel loss allocation (informative)

List of Tables
TABLE 1 – 25G 50G SOLUTIONS SUMMARY
TABLE 2 – LINK PRIORITY LIST

List of Figures
FIGURE 1 – SERDES BONDING SCHEMES
FIGURE 2 – MAPPING OF SERDES LANES WITH MID-PLANE TO PERMIT 25 GB/S LINKS
FIGURE 3 – MAPPING OF SERDES LANES WITH MID-PLANE TO PERMIT 50 GB/S LINKS
FIGURE 4 – OPEN COMPUTE SERVER USING N X 25G LANES TO CONNECT TO TOR SWITCH
FIGURE 5 - 25GE AND 50GE MODES OF OPERATION
FIGURE 6 - ALIGNMENT MARKER INSERTION PERIOD
FIGURE 7 - 25GE RS-FEC ALIGNMENT MARKERS MAPPING
FIGURE 8 - 50GE RS-FEC ALIGNMENT MARKERS MAPPING
FIGURE 9 - 50GE RS-FEC SYMBOL DISTRIBUTION
FIGURE 10 – AUTO-NEGOTIATION NEXT PAGE – OUI EXTENDED
FIGURE 11 – AUTO-NEGOTIATION OUI EXTENDED NEXT PAGE CODES